Application-Transparent Near-Memory Processing Architecture with Memory Channel Network

Mohammad Alian¹, Seung Won Min¹, Hadi Asgharimoghaddam¹, Ashutosh Dhar¹, Dong Kai Wang¹, Thomas Roewer², Adam McPadden², Oliver O'Halloran², Deming Chen¹, Jinjun Xiong², Daehoon Kim¹, Wen-mei Hwu¹, and Nam Sung Kim^{1,3}

¹University of Illinois Urbana-Champaign ²IBM Research and Systems ³Samsung Electronics







Executive Summary

- Processing In Memory (PIM), Near Memory Processing (NMP), ...

 ✓ EXECUBE'94, IRAM'97, ActivePages'98, FlexRAM'99, DIVA'99, SmartMemories'00, ...
- Question: why haven't they been commercialized yet?
 - ✓ Demand changes in application code and/or memory subsystem of host processor





IRAM'97

SmartMemories'00

ISCA'15

Executive Summary

- Processing In Memory (PIM), Near Memory Processing (NMP), ...
 ✓ EXECUBE'94, IRAM'97, ActivePages'98, FlexRAM'99, DIVA'99, SmartMemories'00, ...
- Question: why haven't they been commercialized yet?
 - ✓ Demand changes in application code and/or memory subsystem of host processor
- Solution: memory module based NMP + Memory Channel Network (MCN)
 - ✓ Recognize NMP memory modules as distributed computing nodes over **Ethernet** → no change in application code or memory subsystem of host processors
 - ✓ Seamlessly integrate NMP w/ distributed computing frameworks for better scalability


Executive Summary

- Processing In Memory (PIM), Near Memory Processing (NMP), ...
 - ✓ EXECUBE'94, IRAM'97, ActivePages'98, FlexRAM'99, DIVA'99, SmartMemories'00, ...
- Question: why haven't they been commercialized yet?
 - ✓ Demand changes in application code and/or memory subsystem of host processor
- Solution: memory module based NMP + Memory Channel Network (MCN)
 - ✓ Recognize NMP memory modules as distributed computing nodes over **Ethernet** → no change in application code or memory subsystem of host processors
 - ✓ Seamlessly integrate NMP w/ distributed computing frameworks for better scalability

Feasibility & Performance:

- ✓ Demonstrate the feasibility w/ an IBM POWER8 + experimental memory module
- ✓ Improve the performance and processing bandwidth by 43% and 4×, respectively


Overview of MCN-based NMP



*Application Processor

• Buffered DIMM w/ a low-power but powerful AP* in a buffer device


Overview of MCN-based NMP



*Application Processor

Buffered DIMM w/ a low-power but powerful AP* in a buffer device
 ✓ An MCN processor runs its own lightweight OS including the minimum network stack

Overview of MCN-based NMP



*Application Processor

• Buffered DIMM w/ a low-power but powerful AP* in a buffer device

Optimizations


Special driver faking memory channels as Ethernet connections

Overview Architecture

Higher Processing BW* w/ Commodity DRAM

*bandwidth


- Conventional memory system
 - ✓ More DIMMs → larger capacity but the same bandwidth




Higher Processing BW* w/ Commodity DRAM

*bandwidth

- Conventional memory system w/ near memory processing DIMMs
 - ✓ an MCN processor w/ local DRAM devices through private channels → scaling aggregate processing memory bandwidth w/ # of MCN DIMMs





Overview > Archite

Architecture

Driver

Optimizations


Proof of Concept

Evaluation

MCN DIMM Architecture

IBM Centaur DIMM

Buffer Device



80 DDR DRAM chips

+ buffer chip


w/ a tall form factor

MCN DIMM Architecture

IBM Centaur DIMM

Buffer Device

Near-Memory Processor




~20W TDP & ~10*mm*×10*mm*

MCN PROC core core core core global **DDR** interface DDR LLC / interconnect channel dual-port SRAM control MC RX local DRAM


Snapdragon AP w/ 4 A57 ARM cores + 2MB LLC, GPU, 2 MCs, etc. @ ~5W & ~8×8mm² (1.8W & ~2×2mm²)

w/ a tall form factor


MCN DIMM Architecture: Interface Logic




MCN DIMM Architecture: Interface Logic



MCN DIMM Architecture: Interface Logic





MCN Driver



• Host → MCN


1. A packet is passed from the host network stack and the packet goes to the corresponding MCN DIMM or NIC





• Host → MCN

2. If the packet needs to be sent to an MCN DIMM, the forwarding engine checks the MAC of the packet stored in main memory



Overview > Architecture

Driver


Optimizations

Proof of Concept

Evaluation

• Host → MCN

3. If the MAC matches w/ that of an MCN DIMM, the packet is copied to the SRAM buffer of the MCN DIMM



Overview > Architecture

Driver


Optimizations

Proof of Concept

Evaluation

• Host → MCN

4. This data copy triggers IRQ from the MCN DIMM and MCN processor knows there is an arrived packet



Overview > Architecture

Driver


Optimizations

Proof of Concept

Evaluation

• MCN → Host

1. MCN DIMM writes a packet to its SRAM buffer and set the corresponding TX-poll bit



Overview > Architecture

Driver


Optimizations

Proof of Concept

Evaluation


• MCN → Host

2. Polling agent from the host recognize the TX-poll bit is set and read the packet from the SRAM buffer



3. Forwarding engine checks the MAC address and determine the destination


• MCN → Host




• MCN → Host

4. If this is for the host, it copies the packet to the host *skb* which in the host main memory

*network socket buffer







• MCN → Host

4. If this is for the host, it copies the packet to the host *skb* which in the host main memory

*network socket buffer





Overview > Architecture

Driver


Optimizations

Proof of Concept


Evaluation

5. Finally the packet is passed to the host network stack (e.g., TCP/IP)

• MCN → Host




- Adopt optimizations from conventional Ethernet interfaces
 - ✓ Offload (or remove) packet fragmentation (e.g. TCP Segmentation Offload (TSO))




Overview > Architecture

- Adopt optimizations from conventional Ethernet interfaces
 - ✓ Offload (or remove) packet fragmentation (e.g. TCP Segmentation Offload (TSO))



Overview > Architecture

- Adopt optimizations from conventional Ethernet interfaces
 - ✓ Offload (or remove) packet fragmentation (e.g. TCP Segmentation Offload (TSO))



Overview > Architecture


Driver

Optimizations


Proof of Concept

Evaluation


- Adopt optimizations from conventional Ethernet interfaces
 - ✓ Offload (or remove) packet fragmentation (e.g. TCP Segmentation Offload (TSO))
- MCN-side DMA
 - ✓ Baseline MCN processor manually copies data b/w SRAM and DRAM
 - ✓ SRAM-to-DRAM DMA eliminates CPU *memcpy* overhead similar to NIC-to-DRAM DMA in conventional systems



Proof of Concept HW/SW Demonstration




ConTutto top view



Contutto plugged in IBM POWER8 server

Proof of Concept HW/SW Demonstration



MPI application running through MCN

Architecture Overview Driver **Optimizations Proof of Concept Evaluation** Conclusion


Evaluation Methodology

- Simulation → dist-gem5 (ISPASS'17)
- Network performance evaluation → iperf and ping
- Application performance evaluation → Coral, Bigdatabench and NPB


| MCN System Configuration | |
|--------------------------|-----------------------------------|
| CPU | ARMv8 Quad Core running @ 2.45GHz |
| Caches | L1I: 32KB, L1D: 32KB, L2: 1MB |
| Memory | DDR4-3200 |
| OS | Ubuntu 14.04 |

| Host System Configuration | |
|---------------------------|--|
| CPU | ARMv8 Octa Core running @ 3.4GHz |
| Caches | L1I: 32KB, L1D: 32KB, L2: 256KB, L3: 8MB |
| Memory | DDR4-3200 |
| NIC | 10GbE/1 μs link latency |
| OS | Ubuntu 14.04 |


Normalized Bandwidth




Normalized Bandwidth




Normalized Bandwidth



Normalized Bandwidth




Evaluation – Network Latency (Ping)



Overview > Architecture

Evaluation – Aggregate Processing Bandwidth




Overview Architecture Driver Optimizations

Proof of Concept

Evaluation

Scale-up versus MCN: Application Performance

The same number of cores between scale-up server and a server w/ MCN-enabled near-memory processing modules.




#MCN DIMMs per Channel (Number of Cores \times 8 for scale-up setup)

Conclusion

- MCN is an innovative near-memory processing concept
 - ✓ No change in host hardware, OS and user applications
 - ✓ Seamless integration w/ traditional distributed computing and better scalability
 - √ Feasibility proven w/ a commercial hardware system
- MCN can provide:
 - √4.6× higher network bandwidth
 - ✓ 5.3× lower network latency
 - ✓ 3.9× higher processing bandwidth
 - √45% higher performance

than a conventional system



Application-Transparent Near-Memory Processing Architecture with Memory Channel Network

Mohammad Alian¹, Seung Won Min¹, Hadi Asgharimoghaddam¹, Ashutosh Dhar¹, Dong Kai Wang¹, Thomas Roewer², Adam McPadden², Oliver O'Halloran², Deming Chen¹, Jinjun Xiong², Daehoon Kim¹, Wen-mei Hwu¹, and Nam Sung Kim^{1,3}

¹University of Illinois Urbana-Champaign ²IBM Research and Systems ³Samsung Electronics





Any Questions?